102 lines
3.6 KiB
BibTeX
102 lines
3.6 KiB
BibTeX
% This file was created with JabRef 2.10.
|
||
% Encoding: UTF-8
|
||
|
||
|
||
@Online{bergstrom2,
|
||
Title = {stream.c},
|
||
Author = {Lars Bergstrom},
|
||
Url = {https://github.com/larsbergstrom/NUMA-STREAM/blob/e5aa9ca4a77623ff6f1c2d5daa7995565b944506/stream.c#L286},
|
||
Urldate = {2016-06-20},
|
||
|
||
Owner = {armin},
|
||
Timestamp = {2016.06.22}
|
||
}
|
||
|
||
@Online{bergstrom3,
|
||
Title = {stream.c},
|
||
Author = {Lars Bergstrom},
|
||
Url = {https://github.com/larsbergstrom/NUMA-STREAM/blob/e5aa9ca4a77623ff6f1c2d5daa7995565b944506/stream.c#L307},
|
||
Urldate = {2016-06-20},
|
||
|
||
Owner = {armin},
|
||
Timestamp = {2016.06.22}
|
||
}
|
||
|
||
@Online{berstrom,
|
||
Title = {NUMA-STREAM},
|
||
Author = {Lars Bergstrom},
|
||
Url = {https://github.com/larsbergstrom/NUMA-STREAM},
|
||
Urldate = {2016-06-20},
|
||
|
||
Owner = {armin},
|
||
Timestamp = {2016.06.22}
|
||
}
|
||
|
||
@Online{dukhan,
|
||
Title = {FLOPS per cycle for sandy-bridge and haswell SSE2/AVX/AVX2},
|
||
Author = {Marat Dukhan},
|
||
Url = {http://stackoverflow.com/a/15657772},
|
||
Urldate = {2016-06-20},
|
||
|
||
Owner = {armin},
|
||
Timestamp = {2016.06.20}
|
||
}
|
||
|
||
@Online{intel2,
|
||
Title = {Intel Intrinsics Guide},
|
||
Author = {{Intel}},
|
||
Url = {https://software.intel.com/sites/landingpage/IntrinsicsGuide/#techs=AVX2,FMA&text=madd&expand=2365},
|
||
Urldate = {2016-06-19},
|
||
|
||
Owner = {armin},
|
||
Timestamp = {2016.06.22}
|
||
}
|
||
|
||
@Electronic{intel2016,
|
||
Title = {Intel® 64 and IA-32 Architectures Software Developer’s Manual},
|
||
Author = {Intel},
|
||
Url = {https://www-ssl.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf},
|
||
Year = {2016},
|
||
Month = {April},
|
||
Organization = {Intel},
|
||
Subtitle = {Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B, 3C and 3D},
|
||
|
||
Owner = {armin},
|
||
Timestamp = {2016.06.19}
|
||
}
|
||
|
||
@Online{ark4210,
|
||
Title = {Intel® Core™ i5-4210U Processor Specifications},
|
||
Author = {{Intel Ark}},
|
||
Url = {http://ark.intel.com/products/81016/},
|
||
Urldate = {2016-06-19},
|
||
|
||
Owner = {armin},
|
||
Timestamp = {2016.06.19}
|
||
}
|
||
|
||
@Online{shimpi2012,
|
||
Title = {Haswell's Wide Execution Engine},
|
||
Author = {Anand Lal Shimpi},
|
||
Date = {2012-10-05},
|
||
Url = {http://www.anandtech.com/show/6355/intels-haswell-architecture/8},
|
||
Urldate = {2016-06-19},
|
||
|
||
Owner = {armin},
|
||
Timestamp = {2016.06.19}
|
||
}
|
||
|
||
@Article{williams2009,
|
||
Title = {Roofline: an insightful visual performance model for multicore architectures},
|
||
Author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
|
||
Year = {2009},
|
||
Number = {4},
|
||
Pages = {65--76},
|
||
Volume = {52},
|
||
|
||
Journal = {Communications of the ACM},
|
||
Owner = {armin},
|
||
Publisher = {ACM},
|
||
Timestamp = {2016.06.17}
|
||
}
|
||
|